1 **CLAIMS** 1. A method of fabricating a semiconductor device comprising: 1 providing a semiconductor heterostructure, said heterostructure comprising a relaxed 2 Si_{1-x}Ge_x layer on a substrate, a strained channel layer on said relaxed Si_{1-x}Ge_x layer, and a Si_{1-x}Ge_x layer on a substrate, a strained channel layer on said relaxed Si_{1-x}Ge_x layer, and a Si_{1-x}Ge_x layer on a substrate, a strained channel layer on said relaxed Si_{1-x}Ge_x layer, and a Si_{1-x}Ge_x layer, and 3 _vGe_v layer; removing said Si₁Ge_v layer; and providing a dielectric layer. 1 0 1 2 2 2. The method of claim 1, wherein said 8i_{1-y}Ge_y layer is removed by a selective technique. Ų 3. The method of claim 2, wherein said selective technique is wet oxidation below 750°C. 2 0 0 4. The method of claim 2, wherein said selective technique is a wet or dry chemical 1 2 etch. 5. The method of claim 1, wherein said dielectric layer comprises a gate dielectric of a MISFET. 6. The method of claim 5, wherein the gate dielectric comprises an oxide. 1 7. The method of claim 5, wherein the gate dielectric is deposited. 1

8. The method of claim 5, wherein the MISFET comprises a surface channel device.

1

- 9. The method of claim 5, wherein the MISFET comprises a buried channel device.
- 10. The method of claim 1, wherein the strained channel layer comprises Si.
- 11. The method of claim 1, wherein x is approximately equal to y.
- 1 12. The method of claim 11 further comprising a sacrificial Si layer on said sacrificial
- 2 Si_{1-y}Ge_y layer.

on Si.

2

- 1 13. The method of claim 1, wherein y > x.
 - 14. The method of claim 13 further comprising a sacrificial Si layer on said sacrificial Si_{1-v}Ge_v layer.
- 1 15. The method of claim 14, wherein the thickness of the sacrificial Si layer is greater 2 than the critical thickness.
 - 16. The method of claim 1, wherein the substrate comprises Si.
- 1 17. The method of claim 1, wherein the substrate comprises Si with a layer of SiO₂.
- 18. The method of claim 1, wherein the substrate comprises a SiGe graded buffer layer
- 1 19. The method of claim 1, wherein the semiconductor device comprises a MISFET.
 - 20. A method of fabricating a semiconductor device comprising:

 providing a semiconductor heterostructure, said heterostructure comprising a relaxed

and the same

2

1

removing said Si_{1-y}Ge_y layer to expose said strained channel layer;

removing a portion of said strained channel layer to eliminate any residual Ge; and providing a dielectric layer.

1 21. A method of fabricating a semiconductor device comprising:

providing a semiconductor heterostructure, said heterostructure comprising a relaxed

Si_{1-x}Ge_x layer on a substrate, a strained channel layer on said relaxed Si_{1-x}Ge_x layer, a Si_{1-y}Ge_y

spacer layer, and a \$1 Gewlayer;

removing said Si Ge, layer; and

providing a dielectric layer.

22. The method of claim 21, wherein said dielectric layer comprises the gate dielectric

of a MISFET.

23. The method of claim 22, wherein the gate dielectric comprises an oxide.

24. The method of claim 22, wherein the gate dielectric is deposited.

25. The method of claim 22, wherein the MISFET comprises a buried channel device.

26. The method of claim 21, wherein the strained channel comprises Si.

27. The method of claim 21, wherein w proximately equal to y.

28. The method of claim 27 further comprising a sacrificial Si layer on said sacrificial 1 $Si_{1-w}Ge_w$ layer. 2 29. The method of claim 21, wherein w > y. 1 30. The method of claim 29 turner comprising a sacrificial Si layer on said sacrificial 1 2 Si_{1-w}Ge_w layer. 31. The method of claim 30, wherein the thickness of the sacrificial Si layer is greater 1 than the critical thickness. 2 32. The method of claim 21, wherein the substrate comprises Si. 33. The method of claim 21, wherein the substrate comprises Si with a layer of SiO₂.

35. The method of claim 21, wherein the semiconductor device comprises a MISFET.

34. The method of claim 21, wherein the substrate comprises a SiGe graded buffer

- 36. A method of fabricating a semiconductor device comprising:

 providing a semiconductor heterostructure, said heterostructure comprising a relaxed

 Si_{1-x}Ge_x layer on a substrate, a strained channel layer on said relaxed Si_{1-x}Ge_x layer, a Si_{1-y}Ge_y

 spacer layer, a Si layer, and a Si_{1-w}Ge_w layer;
 - 5 removing said Si_{1-w}Ge_w layer to expose said Si layer; and

layer on Si.

1

1



